ADC0801/ADC0802/ADC0803/ADC0804/ADC0805
8-Bit µP Compatible A/D Converters

General Description
The ADC0801, ADC0802, ADC0803, ADC0804 and ADC0805 are CMOS 8-bit successive approximation A/D converters that use a differential potentiometric ladder — similar to the 256R products. These converters are designed to allow operation with the NSC800 and INS8080A derivative control bus with TRI-STATE® output latches directly driving the data bus. These A/Ds appear like memory locations or I/O ports to the microprocessor and no interfacing logic is needed.

Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features
• Compatible with 8080 µP derivatives — no interfacing logic needed - access time - 135 ns
• Easy interface to all microprocessors, or operates “stand alone”

Key Specifications
• Resolution 8 bits
• Total error ± 1/4 LSB, ± 1/2 LSB and ± 1 LSB
• Conversion time 100 µs

Connection Diagram

Ordering Information

<table>
<thead>
<tr>
<th>TEMP RANGE</th>
<th>0°C TO 70°C</th>
<th>0°C TO 70°C</th>
<th>-40°C TO +85°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERROR</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>±1/4 Bit Adjusted</td>
<td>ADC0802LCWM</td>
<td>ADC0801LCN</td>
<td></td>
</tr>
<tr>
<td>±1/2 Bit Unadjusted</td>
<td>ADC0804LCWM</td>
<td>ADC0802LCN</td>
<td></td>
</tr>
<tr>
<td>±1/2 Bit Adjusted</td>
<td>ADC0803LCN</td>
<td>ADC0801LCN</td>
<td></td>
</tr>
<tr>
<td>±1Bit Unadjusted</td>
<td>ADC0804LCN</td>
<td>ADC0803LCN</td>
<td></td>
</tr>
</tbody>
</table>

PACKAGE OUTLINE
• M20B — Small Outline
• N20A — Molded DIP

TRI-STATE® is a registered trademark of National Semiconductor Corp.
Z-80® is a registered trademark of Zilog Corp.
Typical Applications

Error Specification (Includes Full-Scale, Zero Error, and Non-Linearity)

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Full-Scale Adjusted</th>
<th>$V_{REF}/2 = 2.500 V_{DC}$ (No Adjustments)</th>
<th>$V_{REF}/2 = $No Connection (No Adjustments)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC0801</td>
<td>±1/4 LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0802</td>
<td>±1/2 LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0803</td>
<td>±1/2 LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0804</td>
<td>±1 LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0805</td>
<td>±1 LSB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

8080 Interface

www.national.com 2
### Absolute Maximum Ratings (Notes 1, 2)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (V_{CC})</td>
<td>5.5</td>
<td>6.0</td>
<td>6.5</td>
<td>V</td>
</tr>
<tr>
<td>Logic Control Inputs</td>
<td>−0.3 to +18 V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>At Other Input and Outputs</td>
<td>−0.3 to (V_{CC} + 0.3 V)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Temp. (Soldering, 10 seconds)</td>
<td>260°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dual-In-Line Package (plastic)</td>
<td>300°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Surface Mount Package</td>
<td></td>
<td></td>
<td>215°C</td>
<td></td>
</tr>
<tr>
<td>Vapor Phase (60 seconds)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Operating Ratings (Notes 1, 2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature Range</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0804LCJ</td>
<td>−40°C to +85°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0801/02/03/05LCN</td>
<td>−40°C to +85°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0804LCN</td>
<td>0°C to +70°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0802/04LCWM</td>
<td>0°C to +70°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Range of V_{CC}</td>
<td>4.5 V to 6.3 V</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Electrical Characteristics

The following specifications apply for V_{CC} = 5 V, T_{MIN} ≤ T_A ≤ T_{MAX} and f_{CLK} = 640 kHz unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC0801: Total Adjusted Error (Note 8)</td>
<td>With Full-Scale Adj. (See Section 2.5.2)</td>
<td>±1/4</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0802: Total Unadjusted Error (Note 8)</td>
<td>V_{REF}/2 = 2.500 V</td>
<td>±1/2</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0803: Total Adjusted Error (Note 8)</td>
<td>With Full-Scale Adj. (See Section 2.5.2)</td>
<td>±1/2</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0804: Total Unadjusted Error (Note 8)</td>
<td>V_{REF}/2 = 2.500 V</td>
<td>±1</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0805: Total Unadjusted Error (Note 8)</td>
<td>V_{REF}/2-No Connection</td>
<td>±1</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_{REF}/2 Input Resistance (Pin 9)</td>
<td>ADC0801/02/03/05</td>
<td>2.5</td>
<td>kΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC0804 (Note 9)</td>
<td>0.75</td>
<td>1.1</td>
<td>kΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog Input Voltage Range (Note 4)</td>
<td>V(+) or V(−) Gnd–0.05 V_{CC} +0.05 V</td>
<td>Gnd–0.05 V</td>
<td>DC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Common-Mode Error</td>
<td>Over Analog Input Voltage Range</td>
<td>±1/16</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Supply Sensitivity</td>
<td>V_{CC} = 5 V DC, ±10% Over Allowed V_{IN(+) and V_{IN(−)} Voltage Range (Note 4)</td>
<td>±1/16</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### AC Electrical Characteristics

The following specifications apply for V_{CC} = 5 V DC and T_{MIN} ≤ T_A ≤ T_{MAX} unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{C}</td>
<td>Conversion Time</td>
<td>f_{CLK}=640 kHz (Note 6)</td>
<td>103</td>
<td>114</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>T_{C}</td>
<td>Conversion Time</td>
<td>(Notes 5, 6)</td>
<td>66</td>
<td>73</td>
<td>f_{CLK}</td>
<td></td>
</tr>
<tr>
<td>f_{CLK}</td>
<td>Clock Frequency</td>
<td>V_{CC}=5V, (Note 5)</td>
<td>100</td>
<td>1460</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>t_{1H} , t_{0H}</td>
<td>TRI-STATE Control</td>
<td>C_L = 100 pF, R_L = 10k</td>
<td>135</td>
<td>200</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{1H} , t_{0H}</td>
<td>TRI-STATE Control</td>
<td>(See TRI-STATE Test Circuits)</td>
<td>125</td>
<td>200</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{W} , t_{RI}</td>
<td>Delay from Falling Edge of WR or RD to Reset of INTR</td>
<td>300</td>
<td>450</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_{IN}</td>
<td>Input Capacitance of Logic Control Inputs</td>
<td>5</td>
<td>7.5</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
AC Electrical Characteristics (Continued)

The following specifications apply for $V_{CC} = 5\text{ V\,DC}$ and $T_{MIN} \leq T_A \leq T_{MAX}$ unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{OUT}$</td>
<td>TRI-STATE Output Capacitance (Data Buffers)</td>
<td></td>
<td>5</td>
<td>7.5</td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

**CONTROL INPUTS** [Note: CLK IN (Pin 4) is the input of a Schmitt trigger circuit and is therefore specified separately]

- $V_{IN\,(1)}$: Logical "1" Input Voltage (Except Pin 4 CLK IN)
  - $V_{CC} = 5.25\text{ V\,DC}$
  - $2.0$ | $15$ | $V_{DC}$

- $V_{IN\,(0)}$: Logical "0" Input Voltage (Except Pin 4 CLK IN)
  - $V_{IN} = 4.75\text{ V\,DC}$
  - $0.8$ | $V_{DC}$

- $I_{IN\,(1)}$: Logical "1" Input Current (All Inputs)
  - $V_{IN} = 5\text{ V\,DC}$
  - $0.005$ | $1$ | $\mu\text{A}$

- $I_{IN\,(0)}$: Logical "0" Input Current (All Inputs)
  - $V_{IN} = 0\text{ V\,DC}$
  - $-1$ | $-0.005$ | $\mu\text{A}$

**CLOCK IN AND CLOCK R**

- $V_t^+$: CLK IN (Pin 4) Positive Going Threshold Voltage
  - $2.7$ | $3.1$ | $3.5$ | $V_{DC}$

- $V_t^-$: CLK IN (Pin 4) Negative Going Threshold Voltage
  - $1.5$ | $1.8$ | $2.1$ | $V_{DC}$

- $V_{TH}$: CLK IN (Pin 4) Hysteresis ($V_t^+-V_t^-$)
  - $0.6$ | $1.3$ | $2.0$ | $V_{DC}$

- $V_{OUT\,(0)}$: Logical "0" CLK R Output Voltage
  - $I_{OUT} = 360\mu\text{A}$, $V_{CC} = 4.75\text{ V\,DC}$
  - $0.4$ | $V_{DC}$

- $V_{OUT\,(1)}$: Logical "1" CLK R Output Voltage
  - $I_{OUT} = 360\mu\text{A}$, $V_{CC} = 4.75\text{ V\,DC}$
  - $2.4$ | $V_{DC}$

**DATA OUTPUTS AND INTR**

- $V_{OUT\,(0)}$: Logical "0" Output Voltage
  - $I_{OUT} = 1.6\text{ mA}$, $V_{CC} = 4.75\text{ V\,DC}$
  - $0.4$ | $V_{DC}$

- $V_{OUT\,(1)}$: Logical "1" Output Voltage
  - $I_{OUT} = 1.0\text{ mA}$, $V_{CC} = 4.75\text{ V\,DC}$
  - $0.4$ | $V_{DC}$

- $V_{OUT}$: TRI-STATE Disabled Output Leakage (All Data Buffers)
  - $V_{OUT\,=\,0}$ $V_{DC}$
  - $-3$ | $\mu\text{A}$
  - $V_{OUT\,=\,5}$ $V_{DC}$
  - $3$ | $\mu\text{A}$

- $I_{SOURCE}$: $V_{OUT}$ Short to Gnd, $T_A = 25\degree C$
  - $4.5$ | $6$ | $\mu\text{A}$

- $I_{SINK}$: $V_{OUT}$ Short to $V_{CC}$, $T_A = 25\degree C$
  - $9.0$ | $16$ | $\mu\text{A}$

**POWER SUPPLY**

- $I_{CC}$: Supply Current (Includes Ladder Current)
  - $I_{CLK} = 640\text{ kHz}$,
  - $I_{REF} = 2\text{ NC}$, $T_A = 25\degree C$
  - $V_{CC} = 4.5\text{ V\,DC}$
  - $1.1$ | $1.8$ | $\text{mA}$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to Gnd, unless otherwise specified. The separate A Gnd point should always be wired to the D Gnd.

Note 3: A zener diode exists, internally, from $V_{CC}$ to Gnd and has a typical breakdown voltage of $7\text{ V\,DC}$.

Note 4: For $V_{IN\,(−)} < V_{IN\,(+)}$ the digital output code will be 00000000. Two on-chip diodes are tied to each analog input (see block diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the $V_{CC}$ supply. Be careful, during testing at low $V_{CC}$ levels (4.5V), as high level analog inputs (5V) can cause this input diode to forward conduct especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $V_{IN}$ does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range will therefore require a minimum supply voltage of 4.950 V over temperature variations, initial tolerance and loading.

Note 5: Accuracy is guaranteed at $f_{CLK} = 640\text{ kHz}$. At higher clock frequencies accuracy can degrade. For lower clock frequencies, the duty cycle limits can be extended so long as the minimum clock high time interval or minimum clock low time interval is no less than 275 ns.

Note 6: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 4 and section 2.0.

Note 7: www.national.com
AC Electrical Characteristics (Continued)

Note 7: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see timing diagrams).

Note 8: None of these A/Ds requires a zero adjust (see section 2.5.1). To obtain zero code at other analog input voltages see section 2.5 and Figure 7.

Note 9: The V_{REF}/2 pin is the center point of a two-resistor divider connected from V_{CC} to ground. In all versions of the ADC0801, ADC0802, ADC0803, and ADC0805, and in the ADC0804LCJ, each resistor is typically 16 kΩ. In all versions of the ADC0804 except the ADC0804LCJ, each resistor is typically 2.2 kΩ.

Note 10: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Typical Performance Characteristics

Logic Input Threshold Voltage vs. Supply Voltage

Delay From Falling Edge of RD to Output Data Valid vs. Load Capacitance

CLK IN Schmitt Trip Levels vs. Supply Voltage

f_{CLK} vs. Clock Capacitor

Full-Scale Error vs Conversion Time

Effect of Unadjusted Offset Error vs. V_{REF}/2 Voltage

Output Current vs Temperature

Power Supply Current vs Temperature (Note 9)

Linearity Error at Low V_{REF}/2 Voltages
TRI-STATE Test Circuits and Waveforms

Timing Diagrams (All timing is measured from the 50% voltage points)
Timing Diagrams (All timing is measured from the 50% voltage points) (Continued)

Output Enable and Reset with INTR

Typical Applications

6800 Interface

Ratiometric with Full-Scale Adjust

Note: Read strobe must occur 8 clock periods (8/fCLK) after assertion of interrupt to guarantee reset of INTR.

Note: before using caps at VREF or VREF/2, see section 2.3.2 Input Bypass Capacitors.
**Typical Applications (Continued)**

**Absolute with a 2.500V Reference**

![Circuit Diagram](DS005671-55)

*For low power, see also LM385–2.5*

**Absolute with a 5V Reference**

![Circuit Diagram](DS005671-56)

**Zero-Shift and Span Adjust: 2V ≤ V_{IN} ≤ 5V**

![Circuit Diagram](DS005671-57)

**Span Adjust: 0V ≤ V_{IN} ≤ 3V**

![Circuit Diagram](DS005671-58)
Typical Applications (Continued)

Directly Converting a Low-Level Signal

A μP Interfaced Comparator

DS005671-59

For:

\[ V_{IN}(+) > V_{IN}(-) \]
Output = FF HEX

For:

\[ V_{IN}(+) < V_{IN}(-) \]
Output = 00 HEX

1 mV Resolution with μP Controlled Range

\[ V_{REF}/2 = 256 \text{ mV} \]

\[ V_{REF}/2 = 128 \text{ mV} \]
1 LSB = 1 mV

\[ V_{DAC} = 5 \times V_{DAC} + 256 \text{ mV} \]
\[ 0 \leq V_{DAC} < 2.5 \text{ V} \]
Typical Applications (Continued)

Digitizing a Current Flow

Self-Clocking Multiple A/Ds

External Clocking

* Use a large R value to reduce loading at CLK R output.
Typical Applications (Continued)

Self-Clocking in Free-Running Mode

![Self-Clocking in Free-Running Mode Diagram]

*After power-up, a momentary grounding of the WR input is needed to guarantee operation.

µP Interface for Free-Running A/D

![µP Interface for Free-Running A/D Diagram]

Operating with “Automotive” Ratiometric Transducers

![Operating with “Automotive” Ratiometric Transducers Diagram]

Ratiometric with V_REF/2 Forced

![Ratiometric with V_REF/2 Forced Diagram]

µP Compatible Differential-Input Comparator with Pre-Set V_DS (with or without Hysteresis)

![µP Compatible Differential-Input Comparator with Pre-Set V_DS Diagram]

*See Figure 5 to select R value

DB7 = “1” for V_IN (+) > V_IN (−) + (V_REF /2)
Omit circuitry within the dotted area if hysteresis is not needed

*V_REF = 0.15 V_CC
15% of V_CC ≤ V_XDR ≤ 85% of V_CC
**Typical Applications (Continued)**

**Handling ±10V Analog Inputs**

```
100kΩ
V1p

V1n

V2p

V2n

A/D

Vin

Vref
```

*Beckman Instruments #694-3-R10K resistor array

**Low-Cost, µP Interfaced, Temperature-to-Digital Converter**

```

µP

A/D

TCR

VCC

Vss

VDD

VCC

Vref

A/D

0V

Vcc

VDD

VDD

VDD

VDD
```

**µP Interfaced Temperature-to-Digital Converter**

```

TCR

A/D

Vcc

VDD

VDD

VIN

VDD

VDD

VDD

VDD

A/D

0V

Vcc

VDD

VDD

VDD

VDD

A/D

0V

Vcc

VDD

VDD

VDD

VDD

A/D

0V

Vcc

VDD

VDD

VDD

VDD
```

*Circuit values shown are for 0°C ≤ T_A ≤ +128°C

***Can calibrate each sensor to allow easy replacement, then A/D can be calibrated with a pre-set input voltage.
Typical Applications (Continued)

Handling ±5V Analog Inputs

Read-Only Interface

µP Interfaced Comparator with Hysteresis

Protecting the Input

*Beckman Instruments 694-3-R10K resistor array

Diodes are 1N914
Typical Applications (Continued)

**Analog Self-Test for a System**

![Diagram of Analog Self-Test](image1)

**A Low-Cost, 3-Decade Logarithmic Converter**

![Diagram of 3-Decade Logarithmic Converter](image2)

*LM389 transistors
A, B, C, D = LM324A quad op amp

---

www.national.com 14
Typical Applications (Continued)

3-Decade Logarithmic A/D Converter

A, B, C, D = LM324A

Noise Filtering the Analog Input

Multiplexing Differential Inputs

f_c = 20 Hz
Uses Chebyshev implementation for steeper roll-off unity-gain, 2nd order, low-pass filter
Adding a separate filter for each channel increases system response time if an analog multiplexer is used

Output Buffers with A/D Data Enabled

Increasing Bus Drive and/or Reducing Time on Bus

*A/D output data is updated 1 CLK period prior to assertion of

*Allows output data to set-up at falling edge of
Functional Description

1.0 UNDERSTANDING A/D ERROR SPECS

A perfect A/D transfer characteristic (staircase waveform) is shown in Figure 1. The horizontal scale is analog input voltage and the particular points labeled are in steps of 1 LSB (19.53 mV with 2.5V tied to the VREF/2 pin). The digital output codes that correspond to these inputs are shown as D−1, D, and D+1. For the perfect A/D, not only will center-value \((A-1, A, A+1, \ldots)\) analog inputs produce the correct output digital codes, but also each riser (the transitions between adjacent output codes) will be located \(\pm 0.5\) LSB away from each center-value. As shown, the risers are ideal and have no width. Correct digital output codes will be provided for a range of analog input voltages that extend \(\pm 0.5\) LSB from the ideal center-values. Each tread (the range of analog input voltage that provides the same digital output code) is therefore 1 LSB wide.

Note 11: Oversample whenever possible [keep \(fs > 2f(-60)\)] to eliminate input frequency folding (aliasing) and to allow for the skirt response of the filter.

Note 12: Consider the amplitude errors which are introduced within the passband of the filter.

Sampling an AC Input Signal

70% Power Savings by Clock Gating

Power Savings by A/D and VREF Shutdown

*Use ADC0801, 02, 03 or 05 for lowest power consumption.
Note: Logic inputs can be driven to VCC with A/D supply at zero volts.
Buffer prevents data bus from overdriving output of A/D when in shutdown mode.
Functional Description (Continued)

Figure 2 shows a worst case error plot for the ADC0801. All center-valued inputs are guaranteed to produce the correct output codes and the adjacent risers are guaranteed to be no closer to the center-value points than ±1⁄4 LSB. In other words, if we apply an analog input equal to the center-value ±1⁄4 LSB, we guarantee that the A/D will produce the correct digital code. The maximum range of the position of the code transition is indicated by the horizontal arrow and it is guaranteed to be no more than 1⁄2 LSB.

The error curve of Figure 3 shows a worst case error plot for the ADC0802. Here we guarantee that if we apply an analog input equal to the LSB analog voltage center-value the A/D will produce the correct digital code.

Next to each transfer function is shown the corresponding error plot. Many people may be more familiar with error plots than transfer functions. The analog input voltage to the A/D is provided by either a linear ramp or by the discrete output steps of a high resolution DAC. Notice that the error is continuously displayed and includes the quantization uncertainty of the A/D. For example the error at point 1 of Figure 1 is +1⁄2 LSB because the digital code appeared 1⁄2 LSB in advance of the center-value of the tread. The error plots always have a constant negative slope and the abrupt upside steps are always 1 LSB in magnitude.
2.0 FUNCTIONAL DESCRIPTION

The ADC0801 series contains a circuit equivalent of the 256R network. Analog switches are sequenced by successive approximation logic to match the analog difference input voltage \( |V_{IN(+)} - V_{IN(-)}| \) to a corresponding tap on the R network. The most significant bit is tested first and after 8 comparisons (64 clock cycles) a digital 8-bit binary code (1111 1111 = full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). A conversion in process can be interrupted by issuing a second start command. The device may be operated in the free-running mode by connecting INTR to the WR input with CS = 0. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle.

On the high-to-low transition of the WR input the internal SAR latches and the shift register stages are reset. As long as the CS input and WR input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

A functional diagram of the A/D converter is shown in Figure 4. All of the package pinouts are shown and the major logic control paths are drawn in heavier weight lines. The converter is started by having CS and WR simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 8-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either WR or CS is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect (both outputs of the start F/F would momentarily be at a "1" level) and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide CS and WR signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.
After the “1” is clocked through the 8-bit shift register (which completes the SAR search) it appears as the input to the D-type latch, LATCH 1. As soon as this “1” is output from the shift register, the AND gate, G2, causes the new digital word to transfer to the TRI-STATE output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the INTR F/F to set. An inverting buffer then supplies the INTR input signal.

Note that this SET control of the INTR F/F remains low for 8 of the external clock periods (as the internal clocks run at 1/8 of the frequency of the external clock). If the data output is continuously enabled (CS and RD both held low), the INTR output will still signal the end of conversion (by a high-to-low transition) which causes the INTR F/F even though the RESET input is constantly at a “1” level in this operating mode. This INTR output will stay low for the duration of the SET signal, which is 8 periods of the external clock frequency (assuming the A/D is not started during this interval).

When operating in the free-running or continuous conversion mode (INTR pin tied to WR and CS wired low — see also section 2.8), the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D-type latch, LATCH 1, to go low. As the latch enable input is still present, the Q output will go high, which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propagation delays (approximately 300 ns).

When data is to be read, the combination of both CS and RD being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled to provide the 8-bit digital outputs.

2.1 Digital Control Inputs

The digital control inputs (CS, RD, and WR) meet standard TTL logic voltage levels. These signals have been renamed when compared to the standard A/D Start and Output Enable labels. In addition, these inputs are active low to allow an easy interface to microprocessor control busses. For non-microprocessor based applications, the CS input (pin 1) can be grounded and the standard A/D Start function is obtained by an active low pulse applied at the WR input (pin 3) and the Output Enable function is caused by an active low pulse at the RD input (pin 2).
2.2 Analog Differential Voltage Inputs and Common-Mode Rejection

This A/D has additional applications flexibility due to the analog differential voltage input. The \( V_{IN}^- \) input (pin 7) can be used to automatically subtract a fixed voltage value from the input reading (tare correction). This is also useful in 4 mA–20 mA current loop conversion. In addition, common-mode noise can be reduced by use of the differential input.

The time interval between sampling \( V_{IN}^+ \) and \( V_{IN}^- \) is \( 4\frac{1}{2} \) clock periods. The maximum error voltage due to this slight time difference between the input voltage samples is given by:

\[
\Delta V_{e}^{(\text{MAX})} = \left( V_P \right) \left( 2\pi f_{\text{CM}} \right) \left( \frac{4.5}{f_{\text{CLK}}} \right)
\]

where:

\( \Delta V_e \) is the error voltage due to sampling delay
\( V_P \) is the peak value of the common-mode voltage
\( f_{\text{CM}} \) is the common-mode frequency

As an example, to keep this error to \( \frac{1}{4} \) LSB (\( \sim 5 \) mV) when operating with a 60 Hz common-mode frequency, \( f_{f_{\text{CM}}} \), and using a 640kHz A/D clock, \( f_{\text{CLK}} \), would allow a peak value of the common-mode voltage, \( V_P \), which is given by:

\[
V_P = \left( \frac{\Delta V_{e}^{(\text{MAX})} f_{\text{CLK}}}{(2\pi f_{\text{CM}})(4.5)} \right)
\]

or

\[
V_P = \frac{\left( 5 \times 10^{-3} \right) (640 \times 10^3)}{(6.28) (60) (4.5)}
\]

which gives

\( V_P \approx 1.9 \) V.

The allowed range of analog input voltages usually places more severe restrictions on input common-mode noise levels.

An analog input voltage with a reduced span and a relatively large zero offset can be handled easily by making use of the differential input (see section 2.4 Reference Voltage).

2.3 Analog Inputs

2.3.1 Input Current

Normal Mode

Due to the internal switching action, displacement currents will flow at the analog inputs. This is due to on-chip stray capacitance to ground as shown in Figure 5.

Fault Mode

If the voltage source applied to the \( V_{IN}^+ \) or \( V_{IN}^- \) pin exceeds the allowed operating range of \( V_{CC} +50 \) mV, large input currents can flow through a parasitic diode to the \( V_{CC} \) pin. If these currents can exceed the 1 mA max allowed spec, an external diode (1N914) should be added to bypass this current to the \( V_{CC} \) pin (with the current bypassed with this diode, the voltage at the \( V_{IN}^+ \) pin can exceed the \( V_{CC} \) voltage by the forward voltage of this diode).

2.3.2 Input Bypass Capacitors

Bypass capacitors at the inputs will average these charges and cause a DC current to flow through the output resistances of the analog signal sources. This charge pumping action is worse for continuous conversions with the \( V_{IN}^+ \) input voltage at full-scale. For continuous conversions with a 640kHz clock frequency with the \( V_{IN}^+ \) input at 5V, this DC current is at a maximum of approximately 5 µA. Therefore, bypass capacitors should not be used at the analog inputs or the \( \text{VREF}/2 \) pin for high resistance sources (>1 kΩ).

If input bypass capacitors are necessary for noise filtering and high source resistance is desirable to minimize capacitor size, the detrimental effects of the voltage drop across this input resistance, which is due to the average value of the input current, can be eliminated with a full-scale adjustment while the given source resistor and input bypass capacitor are both in place. This is possible because the average value of the input current is a precise linear function of the differential input voltage.

2.3.3 Input Source Resistance

Large values of source resistance where an input bypass capacitor is not used, will not cause errors as the input currents settle out prior to the comparison time. If a low pass filter is required in the system, use a low valued series resistor (\( \leq 1 \) kΩ) for a passive RC section or add an op amp RC active low pass filter. For low source resistance applications, (\( \leq 1 \) kΩ), a 0.1 µF bypass capacitor at the inputs will prevent noise pickup due to series lead inductance of a long wire.
2.3.4 Noise

The leads to the analog inputs (pins 6 and 7) should be kept as short as possible to minimize input noise coupling. Both noise and undesired digital clock coupling to these inputs can cause system errors. The source resistance for these inputs should, in general, be kept below 5 kΩ. Larger values of source resistance can cause undesired system noise pickup. Input bypass capacitors, placed from the analog inputs to ground, will eliminate system noise pickup but can create analog scale errors as these capacitors will average the transient input switching currents of the A/D (see section 2.3.1.). This scale error depends on both a large source resistance and the use of an input bypass capacitor. This error can be eliminated by doing a full-scale adjustment of the A/D (adjust \( V_{\text{REF/2}} \) for a proper full-scale reading — see section 2.5.2 on Full-Scale Adjustment) with the source resistance and input bypass capacitor in place.

2.4 Reference Voltage

2.4.1 Span Adjust

For maximum applications flexibility, these A/Ds have been designed to accommodate a 5 V\text{DC}, 2.5 V\text{DC}, or an adjusted voltage reference. This has been achieved in the design of the IC as shown in Figure 6.

Notice that the reference voltage for the IC is either \( 1/2 \) of the voltage applied to the \( V_{\text{CC}} \) supply pin, or is equal to the voltage that is externally forced at the \( V_{\text{REF/2}} \) pin. This allows for a ratiometric voltage reference using the \( V_{\text{CC}} \) supply; a 5 V\text{DC} reference voltage can be used for the \( V_{\text{CC}} \) supply or a voltage less than 2.5 V\text{DC} can be applied to the \( V_{\text{REF/2}} \) input for increased application flexibility. The internal gain to the \( V_{\text{REF/2}} \) input is 2, making the full-scale differential input voltage twice the voltage at pin 9.

An example of the use of an adjusted reference voltage is to accommodate a reduced span—or dynamic voltage range of the analog input voltage. If the analog input voltage were to range from 0.5 V\text{DC} to 3.5 V\text{DC}, instead of 0V to 5 V\text{DC}, the span would be 3V as shown in Figure 7. With 0.5 V\text{DC} applied to the \( V_{\text{IN}}(-) \) pin to absorb the offset, the reference voltage can be made equal to \( 1/2 \) of the 3V span or 1.5 V\text{DC}. The \( V_{\text{REF/2}} \) input will encode the \( V_{\text{IN}}(+) \) signal from 0.5V to 3.5 V\text{DC} input corresponding to full-scale. The full 8 bits of resolution are therefore applied over this reduced analog input voltage range.

2.4.2 Reference Accuracy Requirements

The converter can be operated in a ratiometric mode or an absolute mode. In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter and therefore cancels out in the final digital output code. The ADC0805 is specified particularly for use in ratiometric applications with no adjustments required. In absolute conversion applications, both the initial value and the temperature stability of the reference voltage are important factors in the accuracy of the A/D converter. For \( V_{\text{REF/2}} \) voltages of 2.4 V\text{DC} nominal value, initial errors of ±10 mV\text{DC} will cause conversion errors of ±1 LSB due to the gain of 2 of the \( V_{\text{REF/2}} \) input. In reduced span applications, the initial value and the stability of the \( V_{\text{REF/2}} \) input voltage become even more important. For example, if the span is reduced to 2.5V, the analog input LSB voltage value is correspondingly reduced from 20 mV (5V span) to 10 mV and 1 LSB at the \( V_{\text{REF/2}} \) input becomes 5 mV. As can be seen, this reduces the allowed initial tolerance of the reference voltage and requires correspondingly less absolute change with temperature variations. Note that spans smaller than 2.5V place even tighter requirements on the initial accuracy and stability of the reference source.

In general, the magnitude of the reference voltage will require an initial adjustment. Errors due to an improper value of reference voltage appear as full-scale errors in the A/D transfer function. IC voltage regulators may be used for references if the ambient temperature changes are not excessive. The LM336B 2.5V IC reference diode (from National Semiconductor) has a temperature stability of 1.8 mV typ (6 mV max) over \( 0 \, ^\circ\text{C} \leq T_{A} \leq +70 \, ^\circ\text{C} \). Other temperature range parts are also available.
Functional Description (Continued)

2.5 Errors and Reference Voltage Adjustments

2.5.1 Zero Error
The zero of the A/D does not require adjustment. If the minimum analog input value, \( V_{IN\text{MIN}} \), is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing the A/D \( V_{IN\text{(-)}} \) input at this \( V_{IN\text{MIN}} \) value (see Applications section). This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the \( V_{IN\text{(-)}} \) input and applying a small magnitude positive voltage to the \( V_{IN\text{(+)}} \) input. Zero error is the difference between the actual DC input voltage that is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal \( \frac{1}{2} \text{ LSB} \) value (\( \frac{1}{2} \text{ LSB} = 9.8 \text{ mV} \) for \( V_{REF}/2 = 2.500 \text{ V DC} \)).

2.5.2 Full-Scale
The full-scale adjustment can be made by applying a differential input voltage that is \( \frac{1}{2} \text{ LSB} \) less than the desired analog full-scale voltage range and then adjusting the magnitude of the \( V_{REF}/2 \) input (pin 9 or the \( V_{CC} \) supply if pin 9 is not used) for a digital output code that is just changing from 1111 1110 to 1111 1111.

2.5.3 Adjusting for an Arbitrary Analog Input Voltage Range
If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal that does not go to ground) this new zero reference should be properly adjusted first. A \( V_{IN\text{(+)}} \) voltage that equals this desired zero reference plus \( \frac{1}{2} \text{ LSB} \) (where the LSB is calculated for the desired analog span, 1 LSB=analog span/256) is applied to pin 6 and the zero reference voltage at pin 7 should then be adjusted to just obtain the 00\text{HEX} to 01\text{HEX} code transition.

The full-scale adjustment should then be made (with the proper \( V_{IN\text{(-)}} \) voltage applied) by forcing a voltage to the \( V_{IN\text{(+)}} \) input which is given by:

\[
V_{IN\text{(+) adj}} = V_{MAX} - 1.5 \left( \frac{V_{MAX} - V_{MIN}}{256} \right)
\]

where:
- \( V_{MAX} \) is the high end of the analog input range
- \( V_{MIN} \) is the low end (the offset zero) of the analog range. (Both are ground referenced.)

The \( V_{REF}/2 \) (or \( V_{CC} \)) voltage is then adjusted to provide a code change from \( FE\text{HEX} \) to \( FF\text{HEX} \). This completes the adjustment procedure.

2.6 Clocking Option
The clock for the A/D can be derived from the CPU clock or an external RC can be added to provide self-clocking. The CLK IN (pin 4) makes use of a Schmitt trigger as shown in Figure 8.

FIGURE 7. Adapting the A/D Analog Input Voltages to Match an Arbitrary Input Signal Range
2.7 Restart During a Conversion

If the A/D is restarted (CS and WR go low and return high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the conversion in process is not allowed to be completed, therefore the data of the previous conversion remains in this latch. The INTR output simply remains at the “1” level.

2.8 Continuous Conversions

For operation in the free-running mode an initializing pulse should be used, following power-up, to ensure circuit operation. In this application, the CS input is grounded and the WR input is tied to the INTR output. This WR and INTR node should be momentarily forced to logic low following a power-up cycle to guarantee operation.

2.9 Driving the Data Bus

This MOS A/D, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry, which is tied to the data bus, will add to the total capacitative loading, even in TRI-STATE (high impedance mode). Backplane bussing also greatly adds to the stray capacitance of the data bus. There are some alternatives available to the designer to handle this problem. Basically, the capacitive loading of the data bus slows down the response time, even though DC specifications are still met. For systems operating with a relatively slow CPU clock frequency, more time is available in which to establish proper logic levels on the bus and therefore higher capacitive loads can be driven (see typical characteristics curves).

At higher CPU clock frequencies time can be extended for I/O reads (and/or writes) by inserting wait states (8080) or using clock extending circuits (6800).

Finally, if time is short and capacitive loading is high, external bus drivers must be used. These can be TRI-STATE buffers (low power Schottky such as the DM74LS240 series is recommended) or special higher drive current products which are designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended.

2.10 Power Supplies

Noise spikes on the VCC supply line can cause conversion errors as the comparator will respond to this noise. A low inductance tantalum filter capacitor should be used close to the converter VCC pin and values of 1 µF or greater are recommended. If an unregulated voltage is available in the system, a separate LM340LAZ-5.0, TO-92, 5V voltage regulator for the converter (and other analog circuitry) will greatly reduce digital noise on the VCC supply.

2.11 Wiring and Hook-Up Precautions

Standard digital wire wrap sockets are not satisfactory for breadboarding this A/D converter. Sockets on PC boards can be used and all logic signal wires and leads should be grouped and kept as far away as possible from analog signal leads. Exposed leads to the analog inputs can cause undesired digital noise and hum pickup, therefore shielded leads may be necessary in many applications.

A single point analog ground that is separate from the logic ground points should be used. The power supply bypass capacitor should both be returned to digital ground. Any VREF/2 bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point. A test for proper grounding is to measure the zero error of the A/D converter. Zero errors in excess of 1/2 LSB can usually be traced to improper board layout and wiring (see section 2.5.1 for measuring the zero error).

3.0 TESTING THE A/D CONVERTER

There are many degrees of complexity associated with testing an A/D converter. One of the simplest tests is to apply a known analog input voltage to the converter and use LEDs to display the resulting digital output code as shown in Figure 9. For ease of testing, the VREF/2 (pin 9) should be supplied with 2.560 VDC and a VCC supply voltage of 5.12 VDC should be used. This provides an LSB value of 20 mV.

If a full-scale adjustment is to be made, an analog input voltage of 5.090 VDC (5.120–1/2 LSB) should be applied to the VREF/2 pin with the VREF/2 pin grounded. The value of the VREF/2 input voltage should then be adjusted until the digital output code is just changing from 1111 1110 to 1111 1111. This value of VREF/2 should then be used for all the tests.

The digital output LED display can be decoded by dividing the 8 bits into 2 hex characters, the 4 most significant (MS) and the 4 least significant (LS). Table 1 shows the fractional binary equivalent of these two 4-bit groups. By adding the voltages obtained from the “VMS” and “VLS” columns in Table 1, the nominal value of the digital display (when VREF/2 = 2.560V) can be determined. For example, for an output LED display of 1011 0110 or B6 (in hex), the voltage values from the table are 3.520 + 0.120 or 3.640 VCC. These voltage values represent the center value of a perfectly linear A/D converter. The effects of quantization error have to be accounted for in the interpretation of the test results.
For a higher speed test system, or to obtain plotted data, a
digital-to-analog converter is needed for the test set-up. An
accurate 10-bit DAC can serve as the precision voltage
source for the A/D. Errors of the A/D under test can be ex-
pressed as either analog voltages or differences in 2 digital
words.

A basic A/D tester that uses a DAC and provides the error as
an analog output voltage is shown in Figure 8. The 2 op
amps can be eliminated if a lab DVM with a numerical sub-
traction feature is available to read the difference voltage,
“A−C”, directly. The analog input voltage can be supplied by
a low frequency ramp generator and an X-Y plotter can be
used to provide analog error (Y axis) versus analog input (X
axis).

For operation with a microprocessor or a computer-based
test system, it is more convenient to present the errors digi-
tally. This can be done with the circuit of Figure 11, where the
output code transitions can be detected as the 10-bit DAC is
incremented. This provides ¼ LSB steps for the 8-bit A/D un-
der test. If the results of this test are automatically plotted
with the analog input on the X axis and the error (in LSB’s)
as the Y axis, a useful transfer function of the A/D under test
results. For acceptance testing, the plot is not necessary and
the testing speed can be increased by establishing internal
limits on the allowed error for each code.

4.0 MICROPROCESSOR INTERFACING

To discuss the interface with 8080A and 6800 microproces-
sors, a common sample subroutine structure is used. The
microprocessor starts the A/D, reads and stores the results
of 16 successive conversions, then returns to the user’s pro-
gram. The 16 data bytes are stored in 16 successive
memory locations. All Data and Addresses will be given in
hexadecimal form. Software and hardware details are pro-
vided separately for each type of microprocessor.

4.1 Interfacing 8080 Microprocessor Derivatives (8048,
8085)

This converter has been designed to directly interface with
derivatives of the 8080 microprocessor. The A/D can be
mapped into memory space (using standard memory ad-
dress decoding for CS and the MEMR and MEMW strobes)
or it can be controlled as an I/O device by using the I/O R
and I/O W strobes and decoding the address bits A0 → A7
(or address bits A8 → A15 as they will contain the same 8-bit
address information) to obtain the CS input. Using the I/O
space provides 256 additional addresses and may allow a
simpler 8-bit address decoder but the data can only be input
to the accumulator. To make use of the additional memory
reference instructions, the A/D should be mapped into
memory space. An example of an A/D in I/O space is shown
in Figure 12.
### Functional Description

(Continued)

#### Table 1. Decoding the Digital Output LEDs

<table>
<thead>
<tr>
<th>HEX</th>
<th>BINARY</th>
<th>FRAKTIONAL BINARY VALUE FOR CENTER VALUES WITH ( \frac{V_{REF}}{2} = 2.560 \text{ V}_{DC} )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>MS GROUP</td>
</tr>
<tr>
<td>F</td>
<td>1 1 1 1</td>
<td>15/16</td>
</tr>
<tr>
<td>E</td>
<td>1 1 1 0</td>
<td>7/8</td>
</tr>
<tr>
<td>D</td>
<td>1 1 0 1</td>
<td>13/16</td>
</tr>
<tr>
<td>C</td>
<td>1 1 0 0</td>
<td>3/4</td>
</tr>
<tr>
<td>B</td>
<td>1 0 1 1</td>
<td>11/16</td>
</tr>
<tr>
<td>A</td>
<td>1 0 1 0</td>
<td>5/8</td>
</tr>
<tr>
<td>9</td>
<td>1 0 0 1</td>
<td>9/16</td>
</tr>
<tr>
<td>8</td>
<td>1 0 0 0</td>
<td>1/2</td>
</tr>
<tr>
<td>7</td>
<td>0 1 1 1</td>
<td>7/16</td>
</tr>
<tr>
<td>6</td>
<td>0 1 1 0</td>
<td>3/8</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 1</td>
<td>5/16</td>
</tr>
<tr>
<td>4</td>
<td>0 1 0 0</td>
<td>1/4</td>
</tr>
<tr>
<td>3</td>
<td>0 0 1 1</td>
<td>3/16</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 0</td>
<td>1/8</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0 1</td>
<td>1/16</td>
</tr>
<tr>
<td>0</td>
<td>0 0 0 0</td>
<td>00</td>
</tr>
</tbody>
</table>

Note 15: Display Output = VMS Group + VLS Group
Note 16: *Pin numbers for the DP8228 system controller, others are INS8080A.

Note 17: Pin 23 of the INS8228 must be tied to +12V through a 1 kΩ resistor to generate the RST 7 instruction when an interrupt is acknowledged as required by the accompanying sample program.

FIGURE 12. ADC0801_INS8080A CPU Interface
The standard control bus signals of the 8080 (CS, RD and WR) can be directly wired to the digital control inputs of the A/D and the bus timing requirements are met to allow both starting the converter and outputting the data onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the PC board and/or must drive capacitive loads larger than 100 pF.

4.1.1 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in Figure 12 may be used to input data from the converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS8228 system controller and the INS8224 clock generator). For simplicity, the A/D is controlled as an I/O device, specifically an 8-bit bi-directional port located at an arbitrarily chosen port address, E0. The TRI-STATE output capability of the A/D eliminates the need for a peripheral interface device, however address decoding is still required to generate the appropriate CS for the converter.

It is important to note that in systems where the A/D converter is 1-of-8 or less I/O mapped devices, no address decoding circuitry is necessary. Each of the 8 address bits (A0 to A7) can be directly used as CS inputs — one for each I/O device.

4.1.2 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see Figure 13) is simpler than the 8080A CPU interface. There are 24 I/O lines and three test input lines in the 8048. With these extra I/O lines available, one of the I/O lines (bit 0 of port 1) is used as the chip select signal to the A/D, thus eliminating the use of an external address decoder. Bus control signals RD, WR and INT of the 8048 are tied directly to the A/D. The 16 converted data words are stored at on-chip RAM locations from 20 to 2F (Hex). The RD and WR signals are generated by reading from and writing into a dummy address, respectively. A sample interface program is shown below.
4.2 Interfacing the Z-80

The Z-80 control bus is slightly different from that of the 8080. General RD and WR strobes are provided and separate memory request, MREQ, and I/O request, IORQ, signals are used which have to be combined with the generalized strobes to provide the equivalent 8080 signals. An advantage of operating the A/D in I/O space with the Z-80 is that the CPU will automatically insert one wait state (the RD and WR strobes are extended one clock period) to allow more time for the I/O devices to respond. Logic to map the A/D in I/O space is shown in Figure 14.

Additional I/O advantages exist as software DMA routines are available and use can be made of the output data transfer which exists on the upper 8 address lines (A8 to A15) dur-
 Functional Description (Continued)

4.3 Interfacing 6800 Microprocessor Derivatives (6502, etc.)

The control bus for the 6800 microprocessor derivatives does not use the RD and WR strobe signals. Instead it employs a single R/W line and additional timing, if needed, can be derived from the $\phi_2$ clock. All I/O devices are memory mapped in the 6800 system, and a special signal, VMA, indicates that the current address is valid. Figure 15 shows an interface schematic where the A/D is memory mapped in the 6800 system. For simplicity, the CS decoding is shown using 1/2 DM8092. Note that in many 6800 systems, an already decoded 4/5 line is brought out to the common bus at pin 21. This can be tied directly to the CS pin of the A/D, provided that no other devices are addressed at HX ADDR: 4XXX or 5XXX.

The following subroutine performs essentially the same function as in the case of the 8080A interface and it can be called from anywhere in the user’s program.

In Figure 16 the ADC0801 series is interfaced to the M6800 microprocessor through (the arbitrarily chosen) Port B of the MC6820 or MC6821 Peripheral Interface Adapter, (PIA). Here the CS pin of the A/D is grounded since the PIA is already memory mapped in the M6800 system and no CS decoding is necessary. Also notice that the A/D output data lines are connected to the microprocessor bus under program control through the PIA and therefore the A/D RD pin can be grounded.

A sample interface program equivalent to the previous one is shown below Figure 16. The PIA Data and Control Registers of Port B are located at HEX addresses 8006 and 8007, respectively.

5.0 GENERAL APPLICATIONS

The following applications show some interesting uses for the A/D. The fact that one particular microprocessor is used is not meant to be restrictive. Each of these application circuits would have its counterpart using any microprocessor that is desired.

5.1 Multiple ADC0801 Series to MC6800 CPU Interface

To transfer analog data from several channels to a single microprocessor system, a multiple converter scheme presents several advantages over the conventional multiplexer single-converter approach. With the ADC0801 series, the differential inputs allow individual span adjustment for each channel. Furthermore, all analog input channels are sensed simultaneously, which essentially divides the microprocessor’s total system servicing time by the number of channels, since all conversions occur simultaneously. This scheme is shown in Figure 17.

Note 20: Numbers in parentheses refer to MC6800 CPU pin out.

Note 21: Number or letters in brackets refer to standard M6800 system common bus code.

FIGURE 15. ADC0801-MC6800 CPU Interface

Note: ADC0801/ADC0802/ADC0803/ADC0804/ADC0805

www.national.com
SAMPLE PROGRAM FOR Figure 15 ADC0801-MC6800 CPU INTERFACE

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operand</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0010</td>
<td>DF 36</td>
<td>DATAIN</td>
</tr>
<tr>
<td>0011</td>
<td>CE 00 2C</td>
<td>LDX</td>
</tr>
<tr>
<td>0012</td>
<td>FF FF FF</td>
<td>STX</td>
</tr>
<tr>
<td>0013</td>
<td>E7 50 00</td>
<td>STAA</td>
</tr>
<tr>
<td>0014</td>
<td>OE</td>
<td>CLI</td>
</tr>
<tr>
<td>0015</td>
<td>3E</td>
<td>CONVRT</td>
</tr>
<tr>
<td>0016</td>
<td>DE 34</td>
<td>WAIF</td>
</tr>
<tr>
<td>0017</td>
<td>DE 34</td>
<td>LDX</td>
</tr>
<tr>
<td>0018</td>
<td>SC 02 0F</td>
<td>CPX</td>
</tr>
<tr>
<td>0019</td>
<td>27 14</td>
<td>BEQ</td>
</tr>
<tr>
<td>001A</td>
<td>07 00 00</td>
<td>STAA</td>
</tr>
<tr>
<td>001B</td>
<td>08</td>
<td>INX</td>
</tr>
<tr>
<td>001C</td>
<td>DF 34</td>
<td>STX</td>
</tr>
<tr>
<td>001D</td>
<td>20 F0</td>
<td>BRA</td>
</tr>
<tr>
<td>001E</td>
<td>DE 34</td>
<td>LDX</td>
</tr>
<tr>
<td>001F</td>
<td>B6 50 00</td>
<td>LDAA</td>
</tr>
<tr>
<td>0020</td>
<td>A7 00</td>
<td>STAA</td>
</tr>
<tr>
<td>0021</td>
<td>3B</td>
<td>RTI</td>
</tr>
<tr>
<td>0022</td>
<td>02 00</td>
<td>TEMPl</td>
</tr>
<tr>
<td>0023</td>
<td>00 00</td>
<td>FDB</td>
</tr>
<tr>
<td>0024</td>
<td>CE 02 0F</td>
<td>ENDF</td>
</tr>
<tr>
<td>0025</td>
<td>DF 34</td>
<td>STX</td>
</tr>
<tr>
<td>0026</td>
<td>DE 36</td>
<td>LDX</td>
</tr>
<tr>
<td>0027</td>
<td>39</td>
<td>RTS</td>
</tr>
</tbody>
</table>

; Save contents of X
; Upon INQ, low CPU
; Jumps to 002C
; Start ADC0801
; Wait for interrupt
; Is final data stored?
; Restarts ADC0801
; Read data
; Store it at X
; Starting address for data storage
; Reinitialize TEMPl
; Return from subroutine to user's program

Note 22: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user's program.
The following schematic and sample subroutine (DATA IN) may be used to interface (up to) 8 ADC0801’s directly to the MC6800 CPU. This scheme can easily be extended to allow the interface of more converters. In this configuration the converters are (arbitrarily) located at HEX address 5000 in the MC6800 memory space. To save components, the clock signal is derived from just one RC pair on the first converter. This output drives the other A/Ds.

All the converters are started simultaneously with a STORE instruction at HEX address 5000. Note that any other HEX address of the form 5XXX will be decoded by the circuit, pulling all the CS inputs low. This can easily be avoided by using a more definitive address decoding scheme. All the interrupts are ORed together to insure that all A/Ds have completed their conversion before the microprocessor is interrupted.

The subroutine, DATA IN, may be called from anywhere in the user’s program. Once called, this routine initializes the CPU, starts all the converters simultaneously and waits for the interrupt signal. Upon receiving the interrupt, it reads the converters (from HEX addresses 5000 through 5007) and stores the data successively at (arbitrarily chosen) HEX addresses 0200 to 0207, before returning to the user’s program. All CPU registers then recover the original data they had before servicing DATA IN.

### 5.2 Auto-Zeroed Differential Transducer Amplifier and A/D Converter

The differential inputs of the ADC0801 series eliminate the need to perform a differential to single ended conversion for a differential transducer. Thus, one op amp can be eliminated since the differential to single ended conversion is provided by the differential input of the ADC0801 series. In general, a transducer preamp is required to take advantage of the full A/D converter input dynamic range.
Note 23: Numbers in parentheses refer to MC6800 CPU pin out.

Note 24: Numbers of letters in brackets refer to standard M6800 system common bus code.

FIGURE 17. Interfacing Multiple A/Ds in an MC6800 System
Note 25: In order for the microprocessor to service subroutines and interrupts, the stack pointer must be dimensioned in the user’s program.

For amplification of DC input signals, a major system error is the input offset voltage of the amplifiers used for the preamp. Figure 18 is a gain of 100 differential preamp whose offset voltage errors will be cancelled by a zeroing subroutine which is performed by the INS8080A microprocessor system. The total allowable input offset voltage error for this preamp is only 50 µV for 1/4 LSB error. This would obviously require very precise amplifiers. The expression for the differential output voltage of the preamp is:

\[ V_O = \left[ V_{IN(+)} - V_{IN(-)} \right] \left( 1 + \frac{2R_2}{R_1} \right) + \left( V_{OS2} - V_{OS1} - \frac{I_XR_X}{R_1} \right) \left( 1 + \frac{2R_2}{R_1} \right) \]

where \( I_X \) is the current through resistor \( R_X \). All of the offset error terms can be cancelled by making \( \frac{I_XR_X}{R_1} = V_{OS1} + V_{OS2} - V_{OS3} \). This is the principle of this auto-zeroing scheme.

The INS8080A uses the 3 I/O ports of an INS8255 Programmable Peripheral Interface (PPI) to control the auto zeroing and input data from the ADC0801 as shown in Figure 19. The PPI is programmed for basic I/O operation (mode 0) with Port A being an input port and Ports B and C being output ports. Two bits of Port C are used to alternately open or close the 2 switches at the input of the preamp. Switch SW1 is closed to force the preamp’s differential input to be zero during the zeroing subroutine and then opened and SW2 is then closed for conversion of the actual differential input signal.

Using 2 switches in this manner eliminates concern for the ON resistance of the switches as they must conduct only the input bias current of the input amplifiers.

Output Port B is used as a successive approximation register by the 8080 and the binary scaled resistors in series with each output bit create a D/A converter. During the zeroing subroutine, the voltage at \( V_x \) increases or decreases as required to make the differential output voltage equal to zero. This is accomplished by ensuring that the voltage at the output of A1 is approximately 2.5V so that a logic “1” (5V) on the output of A1 is approximately 2.5V so that a logic “1” (5V) on.
Functional Description (Continued)

Any output of Port B will source current into node \( V_X \) thus raising the voltage at \( V_X \) and making the output differential more negative. Conversely, a logic "0" (0V) will pull current out of node \( V_X \) and decrease the voltage, causing the differential output to become more positive. For the resistor values shown, \( V_X \) can move ±12 mV with a resolution of 50 µV, which will null the offset error term to \( \frac{1}{4} \) LSB of full-scale for the ADC0801. It is important that the voltage levels that drive the auto-zero resistors be constant. Also, for symmetry, a logic swing of 0V to 5V is convenient. To achieve this, a CMOS buffer is used for the logic output signals of Port B and this CMOS package is powered with a stable 5V source. Buffer amplifier A1 is necessary so that it can source or sink the D/A output current.

Note 26: \( R_2 = 49.5 \times R_1 \)
Note 27: Switches are LMC13334 CMOS analog switches.
Note 28: The 9 resistors used in the auto-zero section can be ±5% tolerance.

FIGURE 18. Gain of 100 Differential Transducer Preamp
A flowchart for the zeroing subroutine is shown in Figure 20. It must be noted that the ADC0801 series will output an all zero code when it converts a negative input \( V_{IN}^- \geq V_{IN}^+ \). Also, a logic inversion exists as all of the I/O ports are buffered with inverting gates.

Basically, if the data read is zero, the differential output voltage is negative, so a bit in Port B is cleared to pull \( V_X \) more negative which will make the output more positive for the next conversion. If the data read is not zero, the output voltage is positive so a bit in Port B is set to make \( V_X \) more positive and the output more negative. This continues for 8 approximations and the differential output eventually converges to within 5 mV of zero.

The actual program is given in Figure 21. All addresses used are compatible with the BLC 80/10 microcomputer system. In particular:
- Port A and the ADC0801 are at port address E4
- Port B is at port address E5
- Port C is at port address E6
- PPI control word port is at port address E7
- Program Counter automatically goes to ADDR:3C3D upon acknowledgement of an interrupt from the ADC0801

5.3 Multiple A/D Converters in a Z-80 Interrupt Driven Mode

In data acquisition systems where more than one A/D converter (or other peripheral device) will be interrupting program execution of a microprocessor, there is obviously a need for the CPU to determine which device requires servicing. Figure 22 and the accompanying software is a method of determining which of 7 ADC0801 converters has completed a conversion (INTR asserted) and is requesting an interrupt. This circuit allows starting the A/D converters in any sequence, but will input and store valid data from the converters with a priority sequence of A/D 1 being read first, A/D 2 second, etc., through A/D 7 which would have the lowest priority for data being read. Only the converters whose INT is asserted will be read.

The key to decoding circuitry is the DM74LS373, 8-bit D type flip-flop. When the Z-80 acknowledges the interrupt, the program is vectored to a data input Z-80 subroutine. This subroutine will read a peripheral status word from the DM74LS373 which contains the logic state of the INTR outputs of all the converters. Each converter which initiates an interrupt will place a logic "0" in a unique bit position in the status word and the subroutine will determine the identity of the converter and execute a data read. An identifier word (which indicates which A/D the data came from) is stored in the next sequential memory location above the location of the data so the program can keep track of the identity of the data entered.
Functional Description (Continued)

START ZEROING SUBROUTINE

CLOSE SW1 OPEN SW2

INITIALIZE SAR BIT POINTER
REG B = X '00'

INITIALIZE SAR CODE IN REG C
REG C = X 'FF'

OUTPUT FIRST SAR CODE
PORT 8 = X '06'

START A/D AND READ DATA

IS DATA ZERO?

YES

"OR" REG B WITH REG C TO CLEAR BIT IN PORT 8 WHEN REAPPLIED

NO

SHIFT "1" IN REG B RIGHT TO POINT TO NEXT BIT

OPEN SW1 CLOSE SW2

IS REG B ZERO?

YES

PREAMP IS ZEROED AND PROPER INPUT CONVERSIONS CAN BE DONE

NO

"EXCLUSIVE-OR" REG B WITH REG C TO SET NEXT BIT IN PORT 8

OUTPUT NEW SAR CODE TO PORT 8

FIGURE 20. Flow Chart for Auto-Zero Routine
5.3 Multiple A/D Converters in a Z-80 Interrupt Driven Mode (Continued)

The following notes apply:

- It is assumed that the CPU automatically performs a RST 7 instruction when a valid interrupt is acknowledged (CPU is in interrupt mode 1). Hence, the subroutine starting address of X0038.
- The address bus from the Z-80 and the data bus to the Z-80 are assumed to be inverted by bus drivers.
- A/D data and identifying words will be stored in sequential memory locations starting at the arbitrarily chosen address X 3E00. The stack pointer must be dimensioned in the main program as the RST 7 instruction automatically pushes the PC onto the stack and the subroutine uses an additional 6 stack addresses.
- The peripherals of concern are mapped into I/O space with the following port assignments:

**Figure 21. Software for Auto-Zeroed Differential A/D**

Note 29: All numerical values are hexadecimal representations.
### Functional Description (Continued)

<table>
<thead>
<tr>
<th>HEX PORT ADDRESS</th>
<th>PERIPHERAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>MM74C374 8-bit flip-flop</td>
</tr>
<tr>
<td>01</td>
<td>A/D 1</td>
</tr>
<tr>
<td>02</td>
<td>A/D 2</td>
</tr>
<tr>
<td>03</td>
<td>A/D 3</td>
</tr>
<tr>
<td>04</td>
<td>A/D 4</td>
</tr>
<tr>
<td>05</td>
<td>A/D 5</td>
</tr>
<tr>
<td>06</td>
<td>A/D 6</td>
</tr>
<tr>
<td>07</td>
<td>A/D 7</td>
</tr>
</tbody>
</table>

This port address also serves as the A/D identifying word in the program.

---

**FIGURE 22.** Multiple A/Ds with Z-80 Type Microprocessor
### Functional Description (Continued)

**INTERRUPT SERVICING SUBROUTINE**

<table>
<thead>
<tr>
<th>LOC</th>
<th>OBJ CODE</th>
<th>SOURCE STATEMENT</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0038</td>
<td>B5</td>
<td>PUSH HL</td>
<td>; Save contents of all registers affected by</td>
</tr>
<tr>
<td>0039</td>
<td>C5</td>
<td>PUSH BC</td>
<td>; this subroutine.</td>
</tr>
<tr>
<td>003A</td>
<td>F5</td>
<td>PUSH AF</td>
<td>; Assumed INT mode 1 earlier set.</td>
</tr>
<tr>
<td>003B</td>
<td>21 00 3E</td>
<td>LD (HL), X3E00</td>
<td>; Initialize memory pointer where data will be stored.</td>
</tr>
<tr>
<td>003C</td>
<td>0E 01</td>
<td>LD C, X01</td>
<td>; C register will be port ADDR of A/D converters.</td>
</tr>
<tr>
<td>0040</td>
<td>D300</td>
<td>OUT X00, A</td>
<td>; Load peripheral status word into 8-bit latch.</td>
</tr>
<tr>
<td>0041</td>
<td>DR00</td>
<td>IN A, X00</td>
<td>; Load status word into accumulator.</td>
</tr>
<tr>
<td>0043</td>
<td>47</td>
<td></td>
<td>; Save the status word.</td>
</tr>
<tr>
<td>0044</td>
<td>79</td>
<td>TEST LD A,C</td>
<td>; Test to see if the status of all A/D's have</td>
</tr>
<tr>
<td>0045</td>
<td>FE 08</td>
<td></td>
<td>; been checked. If so, exit subroutine</td>
</tr>
<tr>
<td>0046</td>
<td>CA 60 00</td>
<td></td>
<td>; Test a single bit in status word by looking for</td>
</tr>
<tr>
<td>0048</td>
<td>78</td>
<td></td>
<td>; a &quot;1&quot; to be rotated into the CARRY (an INT</td>
</tr>
<tr>
<td>004C</td>
<td>1F</td>
<td></td>
<td>; load as a &quot;1&quot;). If CARRY is set then load</td>
</tr>
<tr>
<td>004D</td>
<td>47</td>
<td></td>
<td>; contents of A/D at port ADDR in C register.</td>
</tr>
<tr>
<td>004E</td>
<td>DA 5500</td>
<td></td>
<td>; If CARRY is not set, increment C register to point</td>
</tr>
<tr>
<td>0051</td>
<td>0C</td>
<td>NEXT INC C</td>
<td>; to next A/D, then test next bit in status word.</td>
</tr>
<tr>
<td>0052</td>
<td>C3 4500</td>
<td>JP, TEST</td>
<td>; Read data from interrupting A/D and invert</td>
</tr>
<tr>
<td>0055</td>
<td>ED 78</td>
<td>LOAD IN A, C</td>
<td>; the data.</td>
</tr>
<tr>
<td>0056</td>
<td>EE FF</td>
<td></td>
<td>; Store the data</td>
</tr>
<tr>
<td>0059</td>
<td>77</td>
<td></td>
<td>; Store A/D identifier (A/D port ADDR).</td>
</tr>
<tr>
<td>005A</td>
<td>2C</td>
<td>INC L</td>
<td>; Test next bit in status word.</td>
</tr>
<tr>
<td>005B</td>
<td>71</td>
<td></td>
<td>; Re-establish all registers as they were</td>
</tr>
<tr>
<td>005C</td>
<td>2C</td>
<td>INC L</td>
<td>; before the interrupt.</td>
</tr>
<tr>
<td>005D</td>
<td>C3 01 00</td>
<td>JP, NEXT</td>
<td>; Return to original program</td>
</tr>
<tr>
<td>0060</td>
<td>F1</td>
<td>DONE POP AF</td>
<td>; Return to original program</td>
</tr>
<tr>
<td>0061</td>
<td>C1</td>
<td>POP BC</td>
<td>; Return to original program</td>
</tr>
<tr>
<td>0062</td>
<td>E1</td>
<td>POP HL</td>
<td>; Return to original program</td>
</tr>
<tr>
<td>0063</td>
<td>C9</td>
<td>RET</td>
<td>; Return to original program</td>
</tr>
</tbody>
</table>

---

[www.national.com](http://www.national.com)
SO Package (M)
Order Number ADC0802LCWM or ADC0804LCWM
NS Package Number M20B

Molded Dual-In-Line Package (N)
Order Number ADC0801LCN, ADC0802LCN,
ADC0803LCN, ADC0804LCN or ADC0805LCN
NS Package Number N20A
LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.